Coverage Summary Report, Instance-Based
Top Level SummaryLegend and Help
|
Instance name: tb_top.fma_top_I.csa_tree_I.genblk2[52].csa_row_I.genblk1[26].comp_4_2_I Type name: comp_4_2 File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/comp_4_2.v |
Coverage Summary Report, Instance-Based
| Overall | Overall Covered | Block | Expression | Toggle | FSM State | FSM Transition | Assertion | CoverGroup | CoverGroup Covered | name |
|---|---|---|---|---|---|---|---|---|---|---|
| 0.00% | 0.00% (0/9) | n/a | n/a | 0.00% (0/9) | n/a | n/a | n/a | n/a | n/a | comp_4_2_I |
Uncovered Block Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.csa_tree_I.genblk2[52].csa_row_I.genblk1[26].comp_4_2_I Type name: comp_4_2 File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/comp_4_2.v Number of uncovered blocks: 0 of 0 Number of unreachable blocks: 0 |
Count Block Line Kind Origin Source Code ------------------------------------------------------------------------------ 0 items found
Uncovered Expression Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.csa_tree_I.genblk2[52].csa_row_I.genblk1[26].comp_4_2_I Type name: comp_4_2 File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/comp_4_2.v Number of uncovered expressions: 0 of 0 Number of unreachable expressions: 0 |
index | grade | line | expression ------------------------------------------------------------------------------------- 0 items found
Uncovered Toggle Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.csa_tree_I.genblk2[52].csa_row_I.genblk1[26].comp_4_2_I Type name: comp_4_2 File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/comp_4_2.v Number of uncovered signal bits: 9 of 9 Number of unreachable signal bits: 0 Number of signal bits partially toggled(rise): 0 of 9 Number of signal bits partially toggled(fall): 0 of 9 |
Hit(Full) Hit(Rise) Hit(Fall) Signal ----------------------------------------------------------- 0 0 0 comp_in[3] 0 0 0 comp_in[2] 0 0 0 comp_in[1] 0 0 0 comp_in[0] 0 0 0 carry_forward_in 0 0 0 sum 0 0 0 carry 0 0 0 carry_forward_out 0 0 0 comp0_sum
Uncovered Fsm Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.csa_tree_I.genblk2[52].csa_row_I.genblk1[26].comp_4_2_I Type name: comp_4_2 File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/comp_4_2.v |
0 items found
Uncovered Assertion Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.csa_tree_I.genblk2[52].csa_row_I.genblk1[26].comp_4_2_I Type name: comp_4_2 File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/comp_4_2.v Number of uncovered assertions: 0 of 0 |
Finished Failed Assertion Line Source Code ------------------------------------------------------------------------------------ 0 items found
Uncovered CoverGroup Detail Report, Instance Based
|
Instance name: tb_top.fma_top_I.csa_tree_I.genblk2[52].csa_row_I.genblk1[26].comp_4_2_I Type name: comp_4_2 File name: /home/mfertig/riscv2/riscv_FPU/modules/fma/csa_tree/comp_4_2.v Number of uncovered cover bins: 0 of 0 |
0 items found